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INTRODUCTION
Low-dropout voltage linear regulators (LDO) [1] [2] [3] [4] have gained much of importance due to the increased use of batterypowered devices. The main function of the LDO regulator is to provide a reliable, stable and constant voltage, and has been considered as one of the important component in power management of cell phones, laptops, wireless applications, etc., where one of the important issues is the dropout voltage, which plays an important role in these kinds of applications [5] . Fig. 1 shows the overall topology of the proposed LDO regulator. As can be seen, it consists of three main blocks: An error amplifier, a voltage reference and a pass transistor with external load capacitance with small value of internal resistance (ESR) for the frequency compensation. The error amplifier of the LDO regulator, in the negative feedback condition, constantly compares the error signal with the reference voltage and hence maintaining the constant output voltage by varying the gate to source voltage of the pass transistor accordingly. Since the output of error amplifier is used to drive the gate of the pass transistor which is naturally a capacitive load, the best option for the error amplifier would be an operational transconductance amplifier (OTA) [6, 7] with high output impedance (Fig. 2) . In addition, it is very easy to model OTA as single pole system because of its high output impedance, which forms a low frequency pole with small load capacitance. Therefore, OTAs are the best components to drive the capacitive loads because of the fact that their output signal is a current controlled by a differential input signal.
The voltage reference is one of the important blocks of the voltage regulators, since it decides the nominal output voltage. The main design issue will be its temperature coefficient, which has to be ideally zero or very near to it. There are many approaches in obtaining the voltage reference. However, one among them, with very low temperature coefficient, is the use of a band gap voltage reference (BGR) [8] . Finally, a pMOS pass transistor, which carries a major part of current in the whole circuit, drives the load. Its dimensions are set such that it is able to withstand the maximum rated current and to achieve the rated low dropout voltage.
The paper is organized as follows: In Section 2, the design of the two-stage cascoded OTA in CMOS technology is carried out. Next, in Section 3, the design of the LDO regulator is discussed, including the design of the error amplifier based on the proposed OTA, and design of the pass transistor in CMOS technology. Finally, in Section 4, simulation results are obtained for both proposed OTA and LDO regulator.
II. DESIGN OF THE OPERATIONAL TRANSCONDUCTANCE AMPLIFIER (OTA) Fig. 3 shows the classical two-stage OTA in CMOS technology [7] , where it is operated in +Vdd and -Vss power supplies and with an external bias current Ibias and having a single ended output. The first stage is the normal n-channel differential input pair (m1 and m2) with p-channel current mirror as its active load (m3 and m4). The drain currents of m1 and m2 are mirrored to m6 and m5, respectively, which is the second (gain) stage through the classical current mirroring technique with the current ratio of 1: . In Fig. 3 , we get:
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The single ended output is taken out from point P1, through which a current of:
is flowed, where vi=(v+)-(v-) is called the differential input. Therefore, the voltage controlled current source is obtained and the transconductance of this OTA, Gm, is given by the expression: It should be noted that according to the Equation (3), the transconductance of the OTA is dependent on the gm of the MOS transistors of the input differential pair which is in-turn dependent on the DC current through it, i.e., / 2 bias I . Therefore, it can be said that it is a current controlled gain OTA. The parameter is called the gain factor which is modified by varying the ratio W/L of the second stage with respect to the input stage (W/L(6,5):W/L (3,4) ). The equivalent small signal model representation of the OTA is shown in Fig.  2 . According to this figure, the voltage gain (Av(s)) is given by the expression:
where Gm is the tranconductance of the OTA which is given by the Equation (3) and the cut-off frequency o is given by:
and ZL(s) is the output impedance of the OTA, which is given by:
It should be noted that the OTA has the high output impedance thanks to the common source output configuration which gives the high output impedance ro(m8)||ro(m6). The main advantage of the OTA is that, due to the fact of its high output impedance, the frequency compensation is easier. The load capacitance (CL) will only create the dominant pole. Hence the unity gain bandwidth is varied by varying the load capacitance to obtain the suitable phase margin (PM) according to the application and hence assuring the stability of the system. In the proposed design (m4,5) and (m13,12), (m3,6) and (m11,14), (m15,16) and (m7,8) form the cascoded pairs with current mirroring. The main design criterion of the proposed OTA is same as the classical OTA design which depends on the Equations (3), (4), and (6). The main advantage here is the boosting up of output impedance by a factor of approximately (2+ gm(8)·ro(m8)) which is quite significant. Hence the output impedance, Ro, is varied by varying the ratios W/L (6, 14, 16, 8) inturn varying its gm. Regarding the other important parameters, the input impedance Ri (since input are at the gate of the MOSFETs), the DC voltage gain of the OTA, from Equations (4) and (6), is given by:
Equation (7) can be used to find the gm (1, 2) experimentally by obtaining the AC response of the proposed OTA for RL= , and also obtaining its output impedance plot with respect to frequency. Therefore, the equation for DC gain reduces to:
In Section 4, simulation results of classical OTA are compared with proposed OTA by considering some parameters. In addition, different parameters of the proposed OTA like AC response, DC gain, output impedance, etc. are also presented.
III. DESIGN OF THE LOW DROP-OUT (LDO) VOLTAGE LINEAR REGULATOR
As mentioned in Section 1, Fig. 1 shows the classical topology of the proposed LDO regulator. It consists of three main blocks, namely error amplifier block, voltage reference block, and pass transistor; and it is biased by means of an external current Ibias. In standard voltage regulators, the main difference compared to an LDO is in the pass transistor block. Normally, in a typical voltage regulator, pass transistor element will be an nMOS (or npn) transistor in source follower (or emitter follower) configuration which has a typical dropout voltage as 2 V. However, in a LDO regulator, the pass transistor element is a pMOS (or pnp) transistor open drain (or open collector) configuration, in which its dropout voltage is nothing but its saturation voltage with typical values as 0.3 ~ 0.5 V. One of the handicaps in a LDO regulator is, since a pMOS transistor is used as the pass transistor in open drain configuration ( Fig. 1) , it forms a high output impedance, creating a pole within the unity gain frequency. Since already there are a low frequency pole provided by error amplifier (OTA), there will be extra phase contributed by the pole formed by the high output impedance of the LDO to overall its response by decreasing the phase margin and causing the issue in stability of the system. Therefore, an output capacitance with small R ESR is needed to compensate the above-mentioned pole. RESR with load capacitance (CL) together form a zero to compensate the effect of the pole created by the high output impedance of the LDO regulator.
Resistors Rf1 and Rf2 in Fig. 1 are the resistors that are used to set the output voltage (Vout). The error amplifier forms a negative feedback loop, which constantly compares the error signal at the output with the reference voltage to maintain constant Vout by varying the gate voltage of pass transistor, and hence controlling the current flowing through it. Thus, the output voltage is given by:
Thus, by choosing the appropriate values of resistors and reference voltage, output voltage Vout is set.
The initial design specifications given for the proposed LDO regulator are shown in Table I . Table II . 
As can be appreciated in Fig. 5 , the proposed design has the three aforementioned main parts: (1) the error amplifier, (2) the voltage reference circuit, and (3), the pass transistor and the suitable load capacitance CL.
A. Design of the Error Amplifier in the Proposed LDO Regulator
The error amplifier in the proposed LDO regulator basically consists of the OTA discussed in Section 2. The OTA as an error amplifier is shown in Fig. 5 and its design criterion is discussed in Section 2. The only difference is that here, it is operated at only positive voltage, i.e., without negative voltage -Vss, and instead that point is connected to ground. According to the design, the simulation for open loop AC response is conducted several times with OTA operating at +Vdd and GND (Fig. 6 ). Since the OTA is operating in these two potentials, the input terminals must be provided with proper DC bias in order to get the good open loop AC response with high DC gain. Hence the proposed OTA is simulated with different values of offset voltage (Voffset) at the input points while obtaining its open loop AC response. Section 4 shows the simulation results for Voffset=0 V; 0.3 V; 0.6 V, and 1 V. It can be seen that to get the better response the Voffset>0.6 V. When this OTA is working as the error amplifier in the proposed LDO, Voffset is set by the reference voltage (Vref). Thus, the reference voltage has to be greater than 0.6 V. As a consequence, in the design specifications of the LDO regulator, Vref=0.65V. The capacitor C1 (Miller capacitor) is connected between two high impedance points in the circuit which assures the good phase margin to the proposed design and C1 is set to 40 pF. Error amplifier in the negative feedback condition decides the output voltage (Vout) by comparing error signal constantly with Vref that is 0.65V. According to the Equation (9), to get the desired Vout=4.5V, Rf1=14.8 k , and Rf2=2.5 k are chosen.
B. Design of the Pass Transistor and Load Capacitance in the Proposed LDO Regulator
The most of the area in the chip of the LDO regulator is occupied by the pass transistor. It is the element in the circuit that carries the highest current and, hence, the dimensions are set in such a way that in withstand the maximum current according to the design specification given in Table I . The current flowing through the pass transistor is dependent on its dimensions, and the dimensions also influence the drop-out voltage of the proposed LDO. The main advantage of using the MOSFETs as the pass transistor is that, in addition to some gain, it also self protected to short circuit current and hence the additional short circuit protection circuit is not needed to some extent. In the proposed design of LDO regulator shown in Fig.  5 , the pass transistor element is the pMOS transistor whose dimensions are set to withstand maximum output current of 450 mA, and also to get the dropout voltage of 0.5V at these maximum loading conditions according the specifications in Table I . Thus, dimensions are W=8000 μm, and L=1 μm. Since the usage of pMOS as pass transistor in open drain configuration, there is an issue in the output impedance being very high, causing a pole within the unity gain frequency, decreasing the phase margin. Therefore, there is needed an external load capacitance (C L) with small value of internal resistance RESR so that it forms a zero, nullifying the effect of pole formed by high output impedance. In the considered case, CL=35nF is chosen. Thus, the proposed LDO regulator has the decent DC gain of 32.6 dB with UGB (gain bandwidth product) equal to 18.68 kHz at no load condition. Simulation results showing important characteristics of the LDO like load regulations, line regulation, PSRR, etc., are also discussed in the Section 4.
IV. SIMULATION RESULTS AND OBSERVATIONS
All the proposed circuit blocks are built in Cadence Hit-Kit V3.70, using a 0.35 μm (c35b4c3) CMOS technology. It is simulated using the Specter software, using the BSIM-3.3 as the MOSFET model.
A. Operational Transconductance Amplifier
The proposed OTA as in Fig. 4 is built and simulated with +Vdd=5 V, -Vss=-5 V, and with the bias current Ibias = 50 μA. The circuit is simulated in order to obtain some parameters and is compared with the results got by classical OTA shown in Fig. 3 . Open loop AC Response of the proposed OTA is plotted and shown in Fig. 7 for the load capacitance CL=0.4 nF and in the no-load condition. It should be noted that the gain is directly proportional to the small values of load resistance RL. The results showed that DC gain AV=101.13 dB, UGB=4.5 MHz with PM=59.17º. In addition, the proposed OTA circuit is simulated with CL=1 nF. The DC gain was same, but the UGB=1.98 MHz with PM=75.3º, whereas in the classical OTA, the UGB=2.316 MHz with PM=81.07º. This boosting up of the DC gain in the proposed OTA compared to classical OTA under no load conditions is due to the increase in the output impedance thanks to the cascoded current mirrors in the first one. The DC gain under no load condition matches with Equation (8) .
Another important parameter, the output impedance, is evaluated by simulating the circuit with differential inputs grounded and applying an AC-voltage source at the output node, with CL=1 nF, by finding the current through that voltage source. Fig. 8 shows the output impedance ZL(s) with RL= , with respect to frequency change in proposed OTA. From this figure, it can be seen that the large signal output impedance (RO) in the proposed OTA is 1.35 M which is a good high output impedance, thanks to the cascoded current mirroring technique in proposed OTA.
Another parameter that decides the gain is gm (1,2) of the input differential pair MOSFETs. It is found out experimentally from Fig. 7 and 8 , and using Equations (8) and (3) in no load condition. From these figures, the values of RO and DC gain Av can be obtained, with a gain factor set to 20. Substituting appropriate values, it is found that gm(1,2)=2.12 mS. This value suits very well with the theoretical value found out using the model file parameters (kn, Vtn) and DC current as Ibias/2, i.e., 2.204 mS. 
B. LDO Voltage Regulator
Fig . 5 shows the overall proposed circuit of LDO regulator with three aforementioned main parts: The error amplifier (based on the previously proposed OTA), the band-gap reference circuit and the pass transistor. This circuit was built and simulated with Vin ranging from 5V to 20V, Ibias=50 μA and it is found that the designed circuit fits to the specifications mentioned in Table I. Tables III and IV show the summary of the simulation results obtained for band-gap reference voltage and LDO regulator circuits respectively. The proposed LDO regulator circuit (Fig. 5 ) was simulated to obtain its most important characteristics and parameters [9] like DC response and line regulation, load regulation, PSRR, open loop AC Response, response for load variations, settling time for load variations, and transient responses for input variations. On the one hand, DC response of the LDO circuit is obtained for the different loading conditions RL=10 , 45 and . The typical response for RL=10 and are shown in Fig. 9 . This DC response is used to spot out the drop-out voltage (Vdrop) of the proposed LDO regulator by spotting the point where the Vout just reaches the constant value. Thus, by knowing the corresponding value of Vin , dropout voltage can be found. From figures, it can be seen that for RL= , Vdrop= 0.06V and for the full load conditions (RL=10 ), the dropout voltage Vdrop=0.5 V. This shows that there is a trade-off between the maximum load and the drop-out voltage, hence the user has to use this proposed LDO regulator according to the application requirements. From the plots of DC response (Fig.  9) , the line regulation for corresponding RL can be found out by considering Vout for Vin= 5V ~ 20V. Using Equation (15), it can be found out that line regulation for RL= is 3.2 mV/V, for RL=10 it is 3.4 mV/V, and for RL=45 it is 3.2 mV/V. On the other hand, load regulation is obtained by sweeping IL from 0 A to 450 mA with Vin=5 V. From Fig. 10 , load regulation is 0.012 V/A. Being Vin=5V, and RL= , the current flowing through the supply is obtained and its value is 1.29 mA, which is usually referred the sum of the current needed to bias whole circuit with the leakage current through the feedback circuit in the error amplifier (quiescent current). This current is small compared to the max output rated current IL(max)=450 mA, giving the power efficiency at full load condition as 89.74%. On the other hand, the Vout=4.509V for RL= and Vout=4.504V for RL=10 , with satisfying the allowance initial design specifications shown in Table I .
Another important parameter considered is the power supply rejection ratio (PSRR), which decides the ripple rejection capability of the circuit. It is found the PSRR for two load conditions: No load and full load conditions, and it is found that under no load condition at 100 Hz, PSRR=56.26 dB, and at 10 kHz, PSRR=46.53 dB. On the other hand, for full load condition at 100 Hz, PSRR=54.45 dB, and at 10 kHz, PSRR=34.31 dB (Fig. 11) . The open loop AC Response of the LDO regulator is shown in Fig. 12 . It can be found that DC gain is 32.56 dB, UGB=18.68 kHz with the PM of 91.35º, hence assuring the stability of the circuit. 
V. CONCLUSIONS
A low drop-out voltage regulator based on a two-stage cascoded operational transconductance amplifier (OTA) as error amplifier has been designed in a 0.35 μm CMOS technology and simulated in Cadence Spectre software with the MOSFET model of BSIM -3.3. The measured regulated output voltage is 4.5V with a maximum current of 450 mA. The LDO regulator design has the dropout voltage of 0.5 V at full load condition, also with good line and load regulations of 3.2 mV/V and 0.012V/A, respectively. The PSRR of the design was found out to be 54.45 dB at 100 Hz and 34.31 dB at 10 kHz under full load condition. The LDO voltage linear regulator includes a band gap reference circuit that provides the constant reference voltage of 0.653 V with a temperature co-efficient (T ) of 0.025 mV/ºC. 
